Shichen Huang, M.Sc.
Wissenschaftlicher Mitarbeiter
Technische Universität München
TUM School of Computation, Information and Technology
Lehrstuhl für Integrierte Systeme
Arcisstr. 21
80333 München
Tel.: +49.89.289.23858
Fax: +49.89.289.28323
Gebäude: N1 (Theresienstr. 90)
Raum: N2116
Email: shichen.huang(at)tum.de
Teaching
Scientific Seminars (seit SS 2025)
Available Student Work
If you are motivated and nothing is displayed here, please feel free to send me an email.
Ongoing Student Work
Cache Coherence Protocols for Multiprocessors
Beschreibung
Manycore architectures enhances parallel programming to achieve better performance and efficiency, thereby improving the parallel execution of applications. The shared-memory programming model, which is the predominant paradigm for parallel programming, interprets the distributed memory within many-core systems as a Distributed Shared Memory (DSM) architecture. This model necessitates a coherent memory data view across the memory components, including local caches, within a shared memory region, so that various processors can inherently communicate via loads/stores.
To ensure cache coherence, hardware-based protocols are employed, coordinating cache operations to maintain consistent data access across the system. More scalable and high-performance cache coherence protocols are essential to address the growing demands of high-performance many-core architectures.
For this topic, the student will first quickly gain an understanding of classic directory-based and snoopy cache coherence protocols. More importantly, they will then explore state-of-the-art cache coherence protocols and examine how these are evaluated. A starting point of literature will be provided.
Voraussetzungen
Have a fundamental understanding of memory hierarchies