Oliver Lenke, M.Sc.
Wissenschaftlicher Mitarbeiter
Technische Universität München
TUM School of Computation, Information and Technology
Lehrstuhl für Integrierte Systeme
Arcisstr. 21
80333 München
Tel.: +49.89.289.28387
Fax: +49.89.289.28323
Gebäude: N1 (Theresienstr. 90)
Raum: N2114
Email: o.lenke@tum.de
Lebenslauf
- Seit 2020 Doktorand am LIS
- 2018-2020 Werkstudent am LIS
- 2018-2020 Master EI (TUM)
- 2015-2018 Bachelor EI (TUM)
- 2016-2019 Tutor für u.a. Werkstoffe der Elektrotechnik, Regelungssysteme, ...
Interesse?
Weitere Themen derzeit für Hauptseminar und Bachelorarbeit möglich! Schreiben Sie mir gerne eine E-Mail.
Die angegebene Art der Arbeit dient als Richtlinie und kann nach Absprache auch angepasst werden.
Es gibt auch immer wieder Arbeiten, die noch nicht ausgeschrieben sind. Einfach mal nachfragen!
Angebotene Arbeiten
Laufende Arbeiten
A Survey on NVM technologies
Beschreibung
NVM memory technologies are essential for most kinds of computer systems. However, beside the challenge of a limited lifespan of NVM memories.
The goal of this Seminar is to study and various NVM technologies with several optimizations and present their benefits and usecases. A special focus should be put on usecases, benefits and drawbacks and application costs. A starting point of literature will be provided.
Voraussetzungen
B.Sc. in Electrical engineering or similar degree
Kontakt
Oliver Lenke
o.lenke@tum.de
Betreuer:
Access-Predictors on Cache Level
Beschreibung
DRAM modules are indispensable for modern computer architectures. Their main advantages are an easy design with only 1 Transistor per Bit and a high memory density.
However, DRAM accesses are rather slow and require a dedicated DRAM controller that coordinates the read and write accesses to the DRAM as well as the refresh cycles.
In order to reduce the DRAM access latency, the cache hierarchy can be extended by dedictated hardware access predictors in order to preload certain data to the caches before it is actually accessed.
The goal of this Seminar is to study and compare prefetching mechanisms and access predictors on cache level with several optimizations and present their benefits and usecases. A starting point of literature will be provided.
Voraussetzungen
B.Sc. in Electrical engineering or similar degree
Kontakt
Oliver Lenke
o.lenke@tum.de
Betreuer:
Access-Predictors on Cache Level
Beschreibung
DRAM modules are indispensable for modern computer architectures. Their main advantages are an easy design with only 1 Transistor per Bit and a high memory density.
However, DRAM accesses are rather slow and require a dedicated DRAM controller that coordinates the read and write accesses to the DRAM as well as the refresh cycles.
In order to reduce the DRAM access latency, the cache hierarchy can be extended by dedictated hardware access predictors in order to preload certain data to the caches before it is actually accessed.
The goal of this Seminar is to study and compare prefetching mechanisms and access predictors on cache level with several optimizations and present their benefits and usecases. A starting point of literature will be provided.
Voraussetzungen
B.Sc. in Electrical engineering or similar degree
Kontakt
Oliver Lenke
o.lenke@tum.de
Betreuer:
DRAM Controller with Access Predictors
Beschreibung
DRAM modules are indispensable for modern computer architectures. Their main advantages are an easy design with only 1 Transistor per Bit and a high memory density.
However, DRAM accesses are rather slow and require a dedicated DRAM controller that coordinates the read and write accesses to the DRAM as well as the refresh cycles.
In order to reduce the DRAM access latency, DRAM controllers provide sophisticated mechanisms, such as access predictors or built-in caches. The goal of this Seminar is to study and compare DRAM controller designs with several optimizations and present their benefits and usecases. A starting point of literature will be provided.
Voraussetzungen
B.Sc. in Electrical engineering or similar degree
Kontakt
Oliver Lenke
o.lenke@tum.de
Betreuer:
DRAM Controller with Access Predictors
Beschreibung
DRAM modules are indispensable for modern computer architectures. Their main advantages are an easy design with only 1 Transistor per Bit and a high memory density.
However, DRAM accesses are rather slow and require a dedicated DRAM controller that coordinates the read and write accesses to the DRAM as well as the refresh cycles.
In order to reduce the DRAM access latency, DRAM controllers provide sophisticated mechanisms, such as access predictors or built-in caches. The goal of this Seminar is to study and compare DRAM controller designs with several optimizations and present their benefits and usecases. A starting point of literature will be provided.
Voraussetzungen
B.Sc. in Electrical engineering or similar degree
Kontakt
Oliver Lenke
o.lenke@tum.de
Betreuer:
Design and Implementation of a Stride Prefetching Mechanism in SystemC
Beschreibung
Since DRAM typically come with much higher access latencies than SRAM, many approaches to reduce DRAM latencies have already been explored, such as Caching, Access predictors, Row-buffers etc.
In the CeCaS research project, we plan to employ an additional mechanism, in detail a preloading mechanism of a certain fraction of the DRAM content to a small on-chip SRAM buffer. Thus, it is required to predict potentially next-accessed Cachelines, preload them to the SRAM and answer subsequent memory requests of this data from the SRAM instead forwarding them to the DRAM itself.
This functionality should be implemented as a TLM/SystemC model using Synopsys Platform Architect. A baseline system will bw provided, the goal is to implement this functionality in its simplest form as a baseline. Depending on the progress, this can be extended or refined in subsequent steps.
A close supervision, especially during the inital phase, will be guaranteed. Nevertheless, some experience with TLM modelling (e.g. SystemC Lab of LIS) or C++ programming is required.
Voraussetzungen
- Experience with TLM modelling (e.g. SystemC Lab of LIS)
- B.Sc. in Electrical Engineering or similar
Kontakt
Oliver Lenke
o.lenke@tum.de
Betreuer:
Design and Implementation of a Memory Prefetching Mechanism on an FPGA Prototype
VHDL, C Programming, Distributed Memory, Data Migration, Task Migration, Hardware Accelerator
Beschreibung
Their main advantages are an easy design with only 1 Transistor per Bit and a high memory density make DRAM omnipresend in most computer architectures. However, DRAM accesses are rather slow and require a dedicated DRAM controller
that coordinates the read and write accesses to the DRAM as well as the refresh cycles. In order to reduce the DRAM access latency, memory prefetching is a common technique to access data prior to their actual usage. However, this requires sophisticated prediction algorithms in order to prefetch the right data at the right time.
The Goal of this thesis is to design and implement a DAM preloading mechanism in an existing FPGA based prototype platform and to evaluate the design appropriately.
Towards this goal, you'll complete the following tasks:
1. Understanding the existing Memory Access mechanism
2. VHDL implementation of the preloading functionalities
3. Write and execute small baremetal test programs
4. Analyse and discuss the performance results
Voraussetzungen
- Good Knowledge about MPSoCs
- Good VHDL skills
- Good C programming skills
- High motivation
- Self-responsible workstyle
Kontakt
Oliver Lenke
o.lenke@tum.de
Betreuer:
Abgeschlossene Arbeiten
Design and Implementation of a Memory Prefetching Mechanism on an FPGA Prototype
Master's Thesis, Christoph Foltyn, June 2024
Interrupt Latency Investigations with YoctoRT and FreeRTOS on Xilinx Versal Evaluation Board
Master's Thesis, Kiran Bhandarkar, April 2024, Cooperation with Rohde&Schwarz
SystemC Model for Memory Preloading
Research Practice, Ali Emre Heybeli, February 2024
An Efficient, Scalable and SIMD-friendly Hybrid FFT Computation Method
Master's Thesis, Jiawen Qi, January 2024, Cooperation with Huawei
SystemC Model for Memory Preloading
Research Practice, Jingyi Liu, December 2023
Lifetime Analysis of Flash Memory Devices in Automotive Use Cases
Bachelor's Thesis, Simon Weigl, July 2023, Cooperation with BMW AG
Automatic Hardening of Registers in Safety Critical Microcontrollers
Bachelor's Thesis, Jonathan Ross, July 2023, Cooperation with Infineon AG
Design and Implementation of a flexible SPI Fault Injection Unit
Bachelor's Thesis, Hannes Matheis, December 2022, Cooperation with Infineon AG
Design and Implementation of a Hardware Accelerator for VSM Page Writeback
Master's Thesis, Thomas Leyk, November 2022, Cooperation with FAU
Scalability Analysis of Hardware Acceleration on Central and Distributed Memory Systems
Master's Thesis, Jens Nöpel, November 2022
Measurement and Analysis of a Tile-based MPSoC System
Research Practice, Gabriel Pempel, November 2022, Cooperation with FAU
Design and Implementation of a HW-based Memory Protection Unit for Tile-based MPSoCs
Master's Thesis, Peter Körner, October 2022, Cooperation with FAU
DYNAMIT: Dynamic Acceleration of Memory-Stores in Tile-based Architectures
Master's Thesis, Michael Geier, August 2022
Laufzeit Vorhersage von Hardwarebeschleuniger und Near-Memory-Computing
Bachelor's Thesis, Sahil Salotra, September 2021
Extending an Utilization Counter Framework for On-Chip AHB Bus Systems
Bachelor's Thesis, Humayra Jeba Binte Mohd Habibur Rahman, July 2021, Cooperation with SIT
Best Thesis Award
Utilization Monitoring and Analysis of a Near-Memory-Computing System
Research Practice, Richard Petri, May 2021
Publikationen
2023
- Information Processing Factory 2.0 - Self-awareness for Autonomous Collaborative Systems. DATE 2023, 2023 mehr… BibTeX Volltext ( DOI )
2022
- Invasive NoCs and Memory Hierarchies for Run-Time Adaptive MPSoCs. In: Invasive Computing. FAU University Press, Universitätsstraße 4, 91054 Erlangen, 2022 mehr… BibTeX Volltext ( DOI )
- Validation and Demonstrator. In: Invasive Computing. FAU University Press, Universitätsstraße 4, 91054 Erlangen, 2022 mehr… BibTeX
2021
2020
- X-CEL: A Method to Estimate Near-Memory Acceleration Potential in Tile-based MPSoCs. ARCS 2020 - 33rd International Conference on Architecture of Computing Systems, 2020 mehr… BibTeX
- DySHARQ: Dynamic Software-Defined Hardware-Managed Queues for Tile-Based Architectures. International Journal of Parallel Programming, 2020 mehr… BibTeX Volltext ( DOI )
- X-Centric: A Survey on Compute-, Memory- and Application-Centric Computer Architectures. MEMSYS'20: The International Symposium on Memory Systems , 2020 mehr… BibTeX